Recent Posts
- Webinar: Master SoC Architecture Trade-Offs
- July 2025: Driving Innovation: VisualSim Hits the Road, the Classroom, and Industry
- Optimizing Automotive Electronics Architecture for Autonomous and Electric Vehicles Using System-Level Modeling
- RISC-V architecture exploration using VisualSim Architect.
- Architecture Exploration of ARM-based SoC and Chiplets
- ARM-Based SoC Design: Mastering System-Level Modeling
- New System-Level IP Library for Cadence Tensilica Processors
- Arteris FlexNoC and Ncore Network-on-Chip IPs
- What is Architectural Queueing?
- Webinar on Multi-Core Scheduling – Register Today!
